DELL TELEPHUNE LABURATURIES

SUBJECT: PDP-7 and PDP-9 to 201A Data Phone Interface DATE: May 18, 1967

FROM: P. E. Rosenfeld

MEMORANDUM FOR FILE

INTRODUCTIO!!

An interface has been designed to connect a DEC PDP-7 or PDP-9 computer to a 201 Data Phone. The 201 may be run in either half or full duplex modes at either 2000 or 2400 bits per second. The interface accepts a 7-bit parallel word from the computer, adds an eighth bit for parity, and transmits'it serially. It receives serial eight bit characters, checks and strips the parity bit, and hands a 7-bit parallel word to the computer. The interface can be modified for other bit rates and word lengths. The interface has provisions for synchronizing itself to the incoming data stream. It can either be left in the receiving state, or transmitting 1's. Double buffering is provided on both the receiver and transmitter.

PROGRAMMING

The following TOT instructions are used to operate the Data Phone interface:

DPØN 704701, Data Phone ON

Controls detailed interface to use filling entitle a create Causes the interface to set the 201A data phone to the Auto Answer mode. When set to this mode, the data phone will automatically answer any incoming call when it detects a ringing signal on the line, provided that the AUTO button on the 201A data phone has also been left depressed.

DPØP 704704 Data Phone Off

Causes the Data Phone to hang up and ignore any new calls. Also prevents the Data Phone interface from issuing program interrupt requests.

DFRC 70471 Data Phone Read Character

The AC is cleared and one word which has been received by the interface is read into the AC. The bits 11-17 of the AC contain the character and bit 0 is 0 if the character was received with correct parity and 1 if the parity check failed. The Receiver flag goes down and stays down until another character has been received. 704744 Data Phone Mark

Causes the data phone to transmit a continuous stream of 1's.

Not DPQT

DPMK

704721 Data Phone Quiet

Causes the DP to stop transmitting 1's and go to the receive state, if it is wired for half duplex operation

DPWC 704722 Data Phone Write Character

Bits 11-17 of the Ac are transferred to the interface where a parity bit is automatically added and the character is then transmitted. The transmitted flag goes down and stays down until the transmitter is ready for another character.

DPBS 704724 Data Phone Break Synchronization

Intended for use primarily in the full duplex mode. Is used to break the receiver synchronization. The receiver will then ignore all incoming data until it detects two adjacent Synch characters. (The Synch character is 0268 or 00101102)

DPSF 704741 Data Phone Skip on Flag

If the Data Phone Flag is raised, the next instruction will be skipped. The Data Phone Flag will be raised if the DFØN instruction has been issued and one or more of the following have occurred:

- (1) There has been an ON transition of the Receiver Flag
- (2) There has been an ON transition of the Transmitter Flag
- (3) The state of the Interlock has changed
- (4) The state of the Carrier has changed
- (5) The Data Phone is ringing

DPRS 704752 Data Phone Read Status

The AC is cleared and a Data Phone Status word is then read into it. The format of the status word is shown below

AC bit	0	1	2	3	4	5	6.
SIGNAL		XMIT FLG	CAR- RIER	INTERLOCK	RING	SYNC	CLEAR TO SEND

- 2 -

DPCF 704761

Data Phone Clear Flag

The Data Phone Flag is cleared

TIMING CONSIDERATIONS

Since the Data Phone receives or transmits in a bit-synchronous mode, the computer must respond to the receiver and transmitter flags within 3.75 ms of the time they are raised or errors will be present in the received or transmitted data.

SYNCHRONIZING

To establish synchronization between the near and remote data phone terminals, each new message should be preceeded by a minimum of two sync characters (026). The receiver automatically removes the first two sync characters from the received message and does not pass them on to the computer.

CONTROL SIGNALS

Carrier

Will be present just before, during, and for a short while after a message is being transmitted or received.

Interlock

Will be present if the data phone thinks it has a good connection to another phone. The Interlock Signal will disappear if the connection is broken.

Ring

Appears if the Data Phone is ringing.

Sync

Tells if the receiver is synchronized to an incoming data stream.

Clear to Send

Says that the local data phone is in the transmitting state and ready to accept data from the interface. There will be a delay between the time the first DPWC instruction used to transmit a message is given and the time the Clear to Send signal comes ON.

PARITY

At present the data phone interface sends and receives using odd parity. It is possible that at a future data the following IOT instructions will be added to allow use of odd or even parity.

DPEP 704762 Data Phone Even Parity

Send and receive all following messages using even parity.

DPØP 704764 Data Phone Odd Parity

Send and receive all following messages using odd parity.

This modification will be added if required at any time in the future. To insure that any programs written now will continue to work if the modification is installed, all current programs should include the DPØP instruction in the initialization block.

TRANSMITTING SEQUENCE

Messages are sent and received with the least significant bit first, followed by bits of increasing significance and finally the parity bit.

P. E. ROSENFELD

MH-6263-PER-GA

Copy to Messrs.

9F3 88		
essrs.	G.	L. Baldwin - MH
	C.	Christensen - MH
	Α.	D. Hause - MH
•	H.	S. Magnuski - MH
	W.	H. Ninke - MH
	Ε.	N. Pinson - MH
	\mathbf{L}_{\bullet}	Rosler - MH - THIS COPY FOR
	P.	M. Sherman - MH
Miss	H.	K. Zamarin - MH

- 4 -

BELL TELEPHONE LABORATORIES

MAR - 8 1969

SUBJECT: GRAPHIC-2 IOT Instructions.

DATE September 25, 196 FROM: W.H.Ninke P.E.Roserfeld

In the following discussion of the GRAPHIC-2 IOT instructions, the word "instruction" refers to a PDP-9 IOT, while the word "command" refers to a display command(executed from the display buffer). The IOT's are given below in ascending numerical order.

In assigning mnemonics to the IOT instructions, the following conventions have been observed. A transfer from the accumulator (AC) to another register is called writing, and all instructions which write start with W. A transfer into the accumulator from another register is called <u>loading</u> and instruction which load start with L. A single status bit which can be controlled by IOT's is turned on by an instruction starting with E for Enable and is turned off by an instruction starting with D for <u>D</u>isable. A flag is cleared by an instruction starting with C (except for CØN).

CDF 700501

WDA

700502

Clear Display Flags. The light-per, edges, stop, conditional-stop, immediate-stop, and display-trap flags are turned off. The vector-component holding registers are cleared. The display cycle control is set to single-step operation.

<u>Write Display Address</u>. The 13 low-order bits of the AC are written into the display address register.

ECR	700504	Enable Continuous Run. The cycle control
·		is set to the continuous-run state.
		A gentifier
ESS	700524	Enable Single-Step. The cycle control
		is set to the single-step state

-2-

To start the scope after a display-trap flag, stop flag or conditional-stop flag has stopped the cycling, the following instruction is used:

CØN 700545 <u>CONtinue</u>. A CDF is performed. The cycle control is set to the continuous-run state and the data-request signal is turned on. The display starts at the location currently in the display address register.

To start the scope at a specific address, the following instruction is used:

BEG 700547

WDBC

700605

BEG in. (WDA followed by $C \not O N$). The display is started at the location specified by the 13 low-order bits of the AC.

Write Display Buffer and Continue. The contents of the AC are written into the display buffer register. The data-request signal is turned off. The display cycle control is set to the continuous-run state. Execution of the command transferred to the display buffer is begun. When this command is completed, the next command will be taken from the location indicated by the display address register and normal continuous cycling will then take place. Load Display Buffer. The display buffer register is loaded into the AC.

Write Display Buffer and Single-Step. The contents of the AC are written into the display buffer register. The data-request signal is turned off. The display cycle control is set to the single-step state. Execution of the command transferred to the display buffer is begun. When this command is completed, the data-request signal is turned on and the display awaits further instructions.

Enable the Light Pen. The light pen is activated so that light sensed within the field of view of the pen will turn the light-pen flag on. This function can also be accomplished using a parameter-mode display command.

Disable the Light Pen. The light pen is disabled so that light sensed within the field of view of the pen will not turn the light-pen flag on. This function can also

LDB

ELP

DLP

WDBS 700625

700612

700701

700721

be performed by a parameter-mode display command.

Note: The ability of the pen to respond to light within the field of view is determined by the last LP control IOT or parametermode display command (with LP control bits set) that has been given. Thus, if a parameter-mode word enables the light pen and a DLP instruction is then executed by the computer, the pen is disabled until another parameter-mode word or IOT changes the status of the pen.

RLPE 700722 Resume after Light Pen stoppage with pen Enabled. The light-pen flag stops the display. This instruction causes resumption from the exact point of stoppage. The light-pen flag is turned off and the light pen is left enabled.

> Resume after Light Pen stoppage with pen Disabled. Same as RLPE except the light pen is disabled.

Resume After Edges Flag. The edges flag stops the display. This instruction causes resumption from the exact point of stoppage. All edge flags are cleared.

Note: If an RLPD or RLPE is given with the edges flag on, the display will not resume until an RAEF is also given. Similarly, with the light-pen flag on, an RAEF will not cause resumption until an RLPE or RLPD is given. This

RLPD 700723

700742

.

RAEF

method of operation allows the light-pen-flag programming and the edge-flag programming to be separate uncoupled modules. Simultaneous light-pen flag and edges flag will not cause problems in the order of processing.

ECS	701001	Enable Conditional Stop. The conditional-
		stop feature for slave-mode words is enabled.
LDA	701012	Load Display Address. The display address
-		register is loaded into the 13 low-order
·		bits of the AC. The 5 high-order bits of
• .		the AC are cleared. The display address
		register always points one beyond the display
	-	command being executed under normal cycling.
DCS	701021	Disable Conditional Stop. The conditional-

stop feature for slave-mode words is disabled.

Load Parameter-Mode command. The parameters settable by a parameter-mode command are loaded into the AC in the following format: The prefix 0001 is loaded into the high-order bits. Bits 4,6,8,12 and 15 are set to 1. The remaining bits are loaded as follows:

AC9 - AC10 - AC11 - AC13 AC14 - AC16 -	LP enable Exchange axis Complement X component Complement Y component Scale 0 Scale 1 Intensity 0
AC16 - AC17 -	Intensity 1

Thus, the parameters are loaded in the format of a parameter-mode command.

LPM

701032

701052

Load Display Status. The display flags and conditions are loaded into the AC in the following format:

	Bit is O	Bit is 1
ACO - Display-Trap Flag AC1 - Edges Flag AC2 - Light-Pen Flag AC3 - Stop Flag AC3 - Stop Flag AC4 - Conditional-Stop Flag (AC5) - Pushbuttons Flag (AC5) - Data-Phone Flag (AC7) - Data-Phone Flag AC8 - Byte Scan AC9 - Conditional-Stop Enable AC10 - Immediate Stop AC11 - Cycle Control AC12 - Data Request AC13 - Override AC13 - Override AC14 - Right Edge Flag AC15 - Left Edge Flag AC16 - Top Edge Flag AC17 - Bottom Edge Flag	off off off off off off off lst byte off off continuous busy disabled off off off	on on on on on on on 2nd byte on enabled single-step ready enabled on on on on

-6-

Enable Immediate Stop. The immediate-stop condition is enabled. If this instruction is issued during the execution of a Load-Xor-Y-and-Wait command, the display should not be restarted for at least 35 usec (to allow completion of the Wait).

Load X. The X deflection register is loaded into the low-order 10 bits of the AC. The high-order, 8 bits are cleared. Enable OVerride. The override condition is enabled (scope beam turned off).

Load Y. The Y deflection register is loaded into the low-order 10 bits of the AC. The high-order 8 bits are cleared.

701412 ĽΧ EØV . 703401

701401

LY 703412

LDS

EIS

DØV703421Disable OVerride. The override conditionis disabled (scope beam turned on).SCK704301Skip On Console-Keyboard flag. If the
console-keyboard flag is on indicating that
a key has been depressed, the next instruc-

-7-

tion is skipped. 704302 Or Console Keyboard. The code for the currently depressed key is or-gated into the AC. If no key is currently depressed, the AC is unchanged. The bit format is as

> AC11 - KBO AC12 - KB1 AC13 - KB2 AC14 - KB3 AC15 - KB4 AC16 - KB5 AC17 - KB6

follows:

704304 <u>Clear Console Keyboard</u>. The console-keyboard flag is cleared.

Load Console Keyboard. The AC is cleared and then an \emptyset CK is performed.

704401 Skip on Push-Buttons flag. If the pushbuttons flag indicating that any pushbutton has been pushed is on, the next instruction is skipped.

LCK

704312

CCK

ǿск

SPB

Or Push Buttons. The status of the pushbuttons is or-gated into the AC. If no pushbutton is currently depressed, the AC is unchanged. The bit format is as follows:

> ACO - PBO AC1 - PB1 AC2 - PB2 AC3 - PB3 AC4 - PB4 AC5 - PB5 AC6 - PB6 AC7 - PB7

-8-

<u>Clear Push Buttons</u>. The pushbuttons flag is cleared.

Load Push Buttons. The AC is cleared and then an β PB is performed.

Write Button Lights. The lights in the pushbuttons corresponding to the 1-bits in the AC are turned on. The previous status of the lights is lost. The bit format for the lights is the same as for the corresponding pushbuttons as given in \protect PB.

Load Push Button Lights. The AC is cleared. The pushbutton lights status is loaded into the AC. The bit format is the same as for the corresponding pushbuttons as given in \prime PB.

 \mathbf{LBL}

704432

704402

704404

704412

704424

ØРВ

CPB

LPB

WBL

Note: The following IOT (7045xx) applies only to the PDP-7 implementation.

EIM 704501 Enable the Interrupt Mask. Those bits in the interrupt mask corresponding to 1-bits in the AC are turned on. Any previously enabled interrupts remain enabled. The bit assignment from the AC is: ACO - Display-Trap Flag AC1 - Edges Flag AC2 - Light-Pen Flag

AC3 - Stop Flag AC4 - Conditional-Stop Flag AC5 - Pushbutton Flag AC6 - Console-Keyboard Flag AC7 - Data-Phone Flag

Load Interrupt Mask. The interrupt mask is loaded into the AC. The bit format is the same as for the control formats given for EIM. The remaining bits of the AC are cleared.

Disable Interrupt Mask. Those bits of the interrupt mask corresponding to 1-bits in the AC are turned off. Any previously disabled interrupts remain disabled. AC bit assignment is the same as for EIM.

W. H. Ninke

P. E. Rosenfeld

1375 - WHN MH - 6263 - PER



Copy to Messrs. R. C. Allen - IH G. L. Baldwin - M E. R. Chenette - C. Christensen - P. G. Dowd - MH D. Edelson - MH V. A. Fasciano - R. D. Freeman - M J. D. Gabbe - MH Mrs. J. H. Grantham - Messrs. A. D. Hause - MH J. P. Henderson - H. M. Kalish - MH B. G. King - MH P. S. Kopel - MH J. Leighton - BU H. S. Magnuski - N. Miller - MH	AL MH MH MH - HO i
---	-----------------------------------

1

Ĺ

 $\left(\cdot \right)$

Messrs.	E. B.	N. F.	O'Connor - MH Pinson - MH Ratliff - CB
	Ψ.	C.	Ridgway, III - WH
Mrs.	м.	F.	Robbins - HO
Messrs.	L.	Ro	sler - MH
	P.	м.	Sherman - MH
	Ε.	Si	tar - MH
Mrs.	L.	I.	Stukas - MH
Messrs.	J.	F.	Swanson - WL
	J.	Ψ.	Timko - WL
	D.	s.	Watson - WL
	L.	Ψ.	Weigle - HO
Mrs.	Ξ.	Ξ.	Yamin - MH
Messrs.	G.	L.	Young - HO
	Ε.	Ε.	Zajac - MH

ankert (1998) syntheser (1998) as

Mnemonic	Code	Operation	Cycle
CRSF CRSA CRRB CRSB	705701 705704 706712 705744	CARD READERS Skip if card reader lings 1. Select and read annehumeric, Read the card reader buffer. Select and read binary.	1 1 1 1
MMRD MMWR MMSE MMLC MMRS MMDF MMBF MMEF	707512 707504 707604 707604 707604 707601 707601 707501 707541	DECtape SYSTEM Read one word into AC. Write one word from AC. Select transnort from AC 2:5. Set DECtape control from AC 12-17. Read status bits into AC 0-5. Skip on DECtape data flag. Skip on DECtape data flag. Skip on DECtape error flag.	111111111111111111111111111111111111111

물건에 걸었다. 물건물

41200

6051

MODEL 33 ASR/KSR TELETYPE CODE (ASCII) IN OCTAL FORM

Character	8-Bit Code (in Octal)	Character	8-Bit Code (in Octai)
A B C D & F G H - J X L X Z O P Q R S T J V X Y X	301 302 303 304 305 305 305 305 305 305 305 305 305 311 313 314 315 316 317 3201 3221 3231 332		241 2445 2445 2445 2552 2553 2553 2555 2555
0 1 2 3 4 5 6 7 8 9	260 251 262 263 265 265 265 265 265 270 270 271	Leader/Trailer Line-Feed Carriage-Return Space Rub-out Blank EOT WRU RU Bell Act Mode	337 200 212 215 240 377 000 204 205 206 205 206 207 375

EQUIPMENT e L 6 E 53ACHUSETTS

Printed in U.S.A.

25-2/66

[_____ j. _____

INSTRUCTION LIST

MEMORY REFERENCE INSTRUCTIONS

Mnemonic	Code	Operation	Cycles*
CAL DAC	00	Call subroutine Deposit accumulator Jump to subroutine	2 2 2
JMS DZM LAC	10 14 20	Deposit zero in memory Load accumulator Boolean exclusive DR	2222
XOR ADD TAD	24 30 34	Add, 1's comptement Add, 2's comptement	2 2 1**
XCT ISZ AND	40 44 50	Execute Increment and skip if zero Boolean AND	22
SAD JMP	54 60	Skip if AC different from memory Jump	1

* Cycle time is 1.75 microseconds.

Oycle time is 1.75 microsecolos.
 Plus execution time of instruction referenced.
 Indirect addressing: Adding "I" to any memory reference instruction, e.g., DZM 1 Y, causes C(Y) to be taken as the effective address, and adds 1 cycle to the execution time.

OPERATE INSTRUCTIONS

Mnemonic	Code	Operation Executed	Event Time
OPR or	740000	Operate group or no operation	ı.
NOP			
CMA	740001	Complement accumulator	3
CHIL	740002	Complement link.	3
DAS	740004	Inclusive OR AC switches	-
		with AC. Rotate AC and link left.	3 3
RAL	740010	Rotate AC and link right.	3
RAR	740020		
HLT	740040	Halt.	
SMA	740100	skip if AC<0.	ī
SŽA	740200	Skip if AC=0.	ī
SNL		Skip if link + 0.	ĩ
SKP	741000		ĩ
SPA	741100	SKIP IT AU POSITIVE	ī
SNA	741200		ĩ
SZL	741400		2.3
RTL	742010	Rotate AC and Citer	
		two places. Rotate AC and Linght	2,3
RTR	742020	Rolate AC and C han	
		two places. Clear link.	2
CLL	744000		2.3
STL	744002	Set link=1. Clear link, then rotate AC	2 2.3 2,3
RCL	744010	and L left.	
	744000		2,3
RCR	744020	and L right.	
	760000		2
CLA	752000	Clear and complement AC.	2,3 2,3 2,3
CLC	750001	Load AC from switches.	2,3
LAS	/50004	Cat link into 4C 17	2,3
GLK	750010	Get link into AC 17. Load the AC with LAW XXXX.	
LAW	76XXXX	Load the AC with LAH About	

		Operation	Time (usec)	
Mnemonic Code		Operation	inne (usec)	
EAE	640000	No operation.	1.75	
LRS	640500	Long right shift.	1.6-0.1n	
LRSS	660500	Long right shift, signed.	1.60.1n	
LLS	640600	Long left shift.	1.6~0.1n	
LLSS	660500	Long left shift, signed.	1.6-0.1n	
ALS	640700	Accumutator left shift.	1.6-0.1n	
ALSS	660700	Accumulator left	1.60.1n	
	640434	shift, signed. Normalize, unsigned.	1.6+0.1n	
NORM	640444		1.6-0.10	
NORMS	660444	Normalize, signed.	1.6-0.1n	
MUL	653122	Multiply, unsigned,	2.4+0.1n-0.25r	
MULS	657122	Multiply, signed.	2.4-0.1n-0.25r	
DIV	640323	Divide, unsigned.	2 4-0.35n -0.2n	
DIVS	644323	Divide, signed,	2.4+0.35h+0.2r	
IDIV	653323	Integer divide, unsigned,	2.4-0.351-0.21	
IDIVS	657323	Integer divide,	2.4+0.35n+0.2r	
		signed.		
FRDIV	650323	Fraction divide, unsigned.	2.4+0.35n+0.2r	
FRDIVS	654323	Fraction divide, signed.	2.4+0.35n+0.2r	
LACO	641002	Load AC with C(MQ).	1.75	
LACS	641001	Load AC with C(SC).	1.75	
CLQ	650000	Clear MQ.	1.75	
ABS	644000	Take absolute value	1.75	
GSM	664000	of AC. Get sign and	1,75	
OSC	640001	magnitude. Inclusive OR the SC	1.75	
OMQ	640002	into the AC. Inclusive OR the MQ	1.75	
•		into the AC.	1.75	
СМО	640004	Complement the MQ.	1.75	
LMQ	652000	Load MQ with C(AC).	£+7 -2	

INPUT/OUTPUT TRANSFER INSTRUCTIONS (cont.)
Nnemonic Code Operation Cycles

į.

Ninemon	ic Lode	Operation	e jen			
PSF PCF	PER 700201 700202	FORATED TAPE PUNCH Skip if punch flag= 1. Clear punch flag.	1			
PSA or PLS	700204 700208	Punch alphanumeric.	1			
PSB	700244	Punch binary.	1			
IORS	700314	I/O EQUIPMENT Input/output read status.	1			
TTS	703301 703302	Input/output read status. Skip if KSR 33 is used. Clear all flags.	1 1 1			
SKP7	703341	Skip if processor is a PDP-7.	ī			
TELETYPE KEYEDARD						
KSF KRB	700301 700312	Skip if keyboard flag=1. Read the keyboard buffer and clear flag.	1			
TSF	TE 700401	LETYPE TELEPRINTER Skip if teleprinter flag=1.	1			
TSF TCF TLS	700402 700405	Clear the teleprinter flag. Load teleprinter buffer, select and print-	1			
oscille	OSCOPE DI	SPLAY TYPE 34A AND PRECISION DISPLAY TYPE 30D	CRT			
DXC DYC	700502 700602	Clear X-coordinate buffer. Clear X-coordinate buffer.	1			
DXL DYL	700506 700606	Clear Y-coordinate buffer. Load X-coordinate buffer.	1 1 1			
DXS	700546	Load Y-coordinate buffer. Load X-coordinate buffer and display	1			
DY5	700646	display. Load Y-coordinate buffer and display.	1			
DSF DCF	700701 700702	Skip if display fiag=1. Clear display fiag.	1			
DLB	700706	Load brightness register. Read MX address.	1 1			
		REAS MALTIPLEXER CONTROL	-			
TYPE 139						
ADSM ADIM	701103 701201	Select MX channel. Increment channel address.	1			
1. A. A. A.		TO-DIGITAL CONVERTERS				
ADSF ADSC	701301 701304	Skip if converter flag=1. Select and convert.	1			
ADRB	701312	Read converter buffer. PRIORITY INTERRUPT TYPE 172	1			
CAC	705501	Clear all channels.	1			
ASC DSC	705502 705604	Enable selected channel(s). Disable selected channel(s).	1 1 1			
EPI DPI	700044 700004	Enable API. Disable API.	1 1			
isc	705504	Initiate break on selected channel.				
DBR	705601	Debreak.	1			
MEMORY EXTENSION CONTROL TYPE 148						
SEM EEM	707701 707702	Skip if in extend mode. Enter extend mode. Leave extend mode.	1 1			
LEM EMIR	707704 707742	Extend mode interrupt restore.	î			

n = shift countm = one bits in multiplier quatient

m=one bits in multiplier quatient INPUT/OUTPUT TRANSFER INSTRUCTIONS

Mnemonic	Code	Operation	Cycles
	F	ROGRANT INTERRUPT	
IÓN	700002 700042 700062	Interrupt off, Disable the PIC. Interrupt on, Enable the PIC. Interrupt and trap on.	1 1 1
CLOF	700001 700004 700044	REAL TIME CLOCK Skip if clock flag=1. Clear flag and disable the clock. Clear hag and enable the clock.	1 1 1
CLON		FORATED TAPE READER	-
	700101 700102	Skip if reader flag=1. Inclusive OR reader buffer	1 1
RRB	700112	into AC and clear flag. Read reader buffer and clear reader flag.	1
RSA RSB	700104 700144	Reader in alphanumeric. Reader in binary.	1